Five-Level Active-Neutral-Point-Clamped DC/DC Converter for Medium-Voltage DC Grids tion in the medium-voltage dc-based systems [10] - [13 ] . Generally, there are mainly three types of isolated dc/dc converters including two-level-based isolated converters, three-level (TL)-based isolated converters, and modular multilevel converters (MMC). The two-level-based isolated dc/dcconverters require least quantity of power switches in medium-voltage applications [11] [12] [13] . However, the power switches in them have to withstand the full dc bus voltage, which results in high conduction losses, a high voltage change rate dv/ dt, and a large electromagnetic interference (EMI) [14] [15] [16] . The MMC distinguish themselves from others due to their low switches' voltage stress, low EMI, and good power quality arising from the increasing amount of voltage levels [17] [18] [19] . However, it would require more power switches, voltage transducers with increased cost [20] , and complicated control algorithm for capacitor voltage balancing [21] , [22] . Normally, the two-level-based converters and MMC are more suitable for power transmission in low-voltage and high-voltage dc-based distributions [23] , [24] , respectively. The TL-based isolated dc/dc converters were presented in [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] with the advantage of low switch voltage stress, good EMI, improved power quality, and small filter size in comparison with the two-level-based isolated dc/dc converter, simpler circuit structure, easier control strategy, and more reliability in comparison with MMC. Therefore, TL-based converters are regarded as a favorable choice for high-power converters applied to the medium-voltage dc (MVDC) grids [25] with dc bus voltage of several thousand volts [36] [37] [38] . In 1992, a novel TL dc/dc converter was first proposed to lower the switch voltage stress for high-voltage applications [26] . A zero-voltage and zero-current switching TL dc/dc converter was proposed in [27] , in which a flying capacitor in primary side and an auxiliary circuit in the secondary side are added to achieve zero-voltage switching of the leading switches and zero-current switching of the lagging switches for improving the converter's efficiency. The soft switching technique for the TL dc/dc converter was systematically discussed in [28] . An isolated full bridge TL (FBTL) dc/dc converter and a hybrid isolated FBTL dc/dc converter were presented in [29] and [30] , respectively, in which a double phase-shift control strategy and a chopping phase-shift control strategy were proposed, respectively, to achieve soft switching in FBTL converter. Other research works about the TL-based dc/dc converters have also been conducted on the topics of topology and control strategy [31] [32] [33] [34] . The major contributions of above works are mainly focused on soft switching techniques and power density to increase the converter's efficiency. When it comes to the applications of MVDC grids, the voltage stress on the transformer in TL-based converters should be taken into consideration since MVDC grids have a high dc bus voltage and such high dc bus voltage would increase the voltage stress on the transformer, thus increases EMI and decreases the system reliability. However, little attention has been put on this topic in literatures so far. An improved FBTL dc/dc converter with a voltage balance control strategy was proposed in [35] for wind turbines in medium-voltage dc-based system, which can reduce the dv/ dt and voltage stress on the transformer. However, a passive filter is added into the primary side of the transformer, which reduces the step-up rate and converter's efficiency.
In this paper, a 5L-ANPC dc/dc converter with the corresponding modulation strategy is proposed to step down the medium voltage about several thousand volts to the low voltage about a few hundred volts [39] [40] [41] for the dc loads, which can effectively reduce voltage change rate dv/ dt, reduce voltage stress on the transformer, thus reduce EMI and increase reliability. Comparing with the FBTL dc/dc converter, the proposed converter makes the power switches with low-voltage stress (V in /4) applicable to generate the five-level voltages. A switch in series with the flying capacitor is employed in the proposed dc/dc converter structure, which can effectively eliminate the dead time effect along with the proposed modulation strategy. In addition, a capacitor voltage control strategy is proposed to balance the voltage of the flying capacitor, which can ensure the generation of desired multilevel voltage waveforms. The proposed converter is inspired by the conventional 5L-ANPC inverter [42] , [43] . However, the proposed voltage control strategy of the flying capacitor and elimination method for the dead time effect mentioned above are original improvements for the 5L-ANPC dc/dcconverter. Finally, the proposed converter and capacitor voltage control strategy is validated by simulation as well as experimentation with a down-scale laboratory prototype. This paper is organized as follows. Section II introduces the structure and modulation strategy of the proposed converter. The dead time effect on the proposed converter and its elimination method are discussed in Section III. In Section IV, a capacitor voltage control strategy is proposed for balancing the flying capacitor's voltage. Section V presents the simulation and experimentation results to verify the theoretical analysis. Finally, the main contributions of this paper are summarized in Section VI. 
II. PROPOSED 5L-ANPC DC/DC CONVERTER

A. Structure of Proposed Converter
V out are defined, as shown in Fig. 1 . One thing to be mentioned is that S 9 is employed in series with the flying capacitor in order to eliminate the dead time effect, which will be analyzed in detail in Section III.
B. Proposed Modulation Strategy
A modulation strategy including two operation modes with different switching sequences is proposed to generate five-level voltages on the primary of the transformer (V ab ) as shown in Table I . The flying capacitor is charged in switching states V2 and V7, which in turn means the current In the operation mode II, there are also eight switching states including V0, V1, V3, V4, V5, V6, V8, and V9 as listed in Table I . In addition, the flying capacitor is discharged in switching states V1 and V8, which in turn means the current flowing through the flying capacitor i c3 is negative in such two switching states, as shown in Fig. 2(b) . Comparing the operation mode I with the operation mode II, as shown in Fig. 2 
III. PROPOSED ELIMINATION METHOD FOR DEAD TIME EFFECT
In this section, an elimination method for the dead time effect by employing a power switch in series with the flying capacitor is proposed along with the proposed modulation strategy to eliminate the high voltage leaps caused by the dead time effect.
A. Analysis of Dead Time Effect
In practical circuits, the dead time has to be set for each complementary switch pairs to avoid that they are switched on at the same time. For instance, if S 5 and S 6 are switched on si- multaneously, the input capacitor C 1 will be shorted, which will damage S 5 and S 6 due to the overcurrent. In the operation mode I, if switch S 9 is not employed, the dead time ΔT d between every two adjacent half cycles would lead a high voltage leap on the primary-side voltage of MFT V ab as marked in Fig. 3 . The reason of causing such high voltage leaps in the operation mode II is same as that in the operation mode I, so only operation mode I and its equivalent circuits are shown in Figs. 3 and 4 for explanation. Before analyzing such reason, two simplifications are made here: 1) all the power devices and diodes are ideal, which means the rise time and fall time of the power switches 
and diodes are neglected and the switch junction capacitance effects on the circuit operation are neglected; 2) the dead times are same for all complementary pairs.
Before t 5 , V ab is 0 V because S 2 , S 4 , and S 7 are all in the ON state, as shown in Fig. 4(a) . At t 5 , S 2 , S 4 , S 5 , and S 7 are switched OFF simultaneously and, thus, the transformer's primary current i p freewheels through C 2 , D 8 , D 4 , and D 2 as shown in Fig. 4 (b) (red area), which leads that V ab decreases to −V c2 (−V in /2) from 0 V. At t 6 , S 1 , S 3 , S 6 , and S 8 are switched ON and V ab returns to 0 V with the connection of S 1 , S 3 , and S 6 , as shown in Fig. 4(c) . At t 11 , S 1 , S 3 , S 6 , and S 8 are switched OFF, which causes that V ab increases to V c1 (V in /2) from 0 V by the path connected through D 1 , D 3 , D 5 , and C 1 , as shown in Fig. 4(d) . The analysis of following operation behaviors as shown in Fig. 3 (blue area) is similar to that in the last half cycle (red area in Fig. 3 ), which is not repeated here. Based on above analysis, it can be summarized that a voltage leap of V ab with the amplitude of V in / 2 or -V in /2 would emerge in the dead time between every two adjacent half cycles.
B. Proposed Elimination Method for Dead Time Effect
These voltage leaps need to be eliminated because they have high voltage change rate dv/ dt resulting in large EMI. Keeping S 6 and S 7 both on in the dead time can keep V ab at 0V and get rid of these voltage leaps; however, it will short the flying capacitor C 3 through D 3 , D 4 , S 6 , and S 7 , as marked with red color in Fig. 5 . In light of this, S 9 in series with the flying capacitor C 3 is proposed to avoid the short of C 3 by switching OFF S 9 when both S 6 and S 7 are switched ON, as shown in Fig. 1 . Furthermore, after employing S 9 , the corresponding switching states V4 and V5 are also proposed to be applied into the proposed modulation strategy, as shown in Fig. 2 .
In the operation mode I, the working principles and equivalent circuits after employing S 9 are shown in Figs. 6 and 7. At t 7 , S 9 is switched OFF, but this switching action has no effect on V ab since C 3 does not involve into the circuit operation at this time. At t 8 , S 6 is switched ON, V ab remains at 0 V because the S 2 , S 4 , and S 7 are kept on, shorting the primary side of the transformer. Then, though S 2 and S 4 are switched OFF at t 9 , the primary side of the transformer is still short through S 7 , Fig. 7 Fig. 7(a) and (b) , respectively. At t 17 , S 9 is switched OFF for the next half cycle. The following operation works similarly to that in period [t 7 , t 12 ] and V ab also maintains at 0 V. One thing to be mentioned is that the duty ratios D 3 and D 4 are set for eliminating the dead time effect, in which D 3 is set shorter than 0.5 to gain overlap time ΔT L between two switching functions of S 6 and S 7 in every half cycle as marked in Fig. 6 . The overlap time ΔT L needs to be longer than dead time ΔT d and D 4 is required to be shorter than (D 3 − ΔT d /T s ). Based on the above analysis, the employed S 9 only has switching actions when V ab is equals to 0 V. Furthermore, the switching actions of S 9 happen while there is no current flowing through S 9 and have no effect on the V ab and i p . The voltages on S 1 , S 2 , S 3 , and S 4 could not clamped by the flying capacitor C 3 when S 9 is turned OFF in the dead time, but increasing the capacitance of the paralleled capacitors of the switches S 3 and S 4 can make the voltages on C 1 , C 3 and voltages on C 2 , C 4 are balanced. Therefore, the proposed elimination method of the dead time effect by employing S 9 in series with the flying capacitor C 3 would not cause voltage unbalance among the power switches S 1 , S 2 , S 3 , and S 4 in the dead time for the high-power applications. In addition, from Fig. 6 we observe the following: 1) S 5 − S 8 and S 9 can achieve zero-current switching; 2) S 1 − S 4 can achieve zero-voltage switch-on in most switching operations, except that S 1 cannot achieve zerovoltage switch-on at t 4 ; 3) S 2 cannot achieve zero-voltage switch-on at t 14 .
In summary, after using the proposed elimination method for the dead time effect, V ab can be kept at 0 V in the dead time between every two adjacent half cycles in the operation mode I, which avoids causing high voltage leaps. The dead time effect in the operation mode II can also be eliminated with the same method utilized in the operation mode I, which is not repeated here.
IV. PROPOSED CAPACITOR VOLTAGE CONTROL STRATEGY
The voltage balance of the flying capacitor C 3 is one of the important issues in the proposed converter because it directly affects multilevel voltage waveforms. In this section, a capacitor voltage control strategy is proposed.
A. In Operation Mode I
From Fig. 2(a) , in the first half cycle, it can be observed that V ab is positive and the switching states are
According to Fig. 2 and Table I , the charge or discharge of the flying capacitor C 3 occurs when V ab equals V in / 4 or -V in /4, and the related switching states are V1, V2, V7, and V8. Furthermore, C 3 is charged in switching states V2, V7 and is discharged in V1, V8, respectively. In the first half cycle, the switching state is V2 when V ab equals V in /4. Therefore, C 3 is charged in the first half cycle according to the above analysis.
In the second half cycle, V ab is negative and the switching states are
Similar to the analysis of the first half cycle, the switching state is V7 when V ab equals −V in /4 in the second half cycle, so C 3 is also charged and not discharged in the second half cycle. In summary, C 3 is charged but not discharged in the operation mode I.
B. In Operation Mode II
From Fig. 2(b) , in the first half cycle, V ab is positive and the switching states are
With the similar analysis as the operation mode I that the charge or discharge situation of C 3 occurs when V ab equals V in / 4 or -V in /4, it can be observed that the switching states are V1 and V8, respectively, when V ab equals to V in / 4 and -V in /4. Therefore, C 3 is discharged but not charged in the operation mode II.
C. Proposed Capacitor Voltage Control Strategy
According to above analysis, the voltage of the flying capacitor C 3 would increase in the operation mode I and decrease in 
V. SIMULATION AND EXPERIMENTAL VERIFICATION
A. Simulation Verification
In the simulation model, a case that applies the proposed converter to transfer power from the dc bus voltage with 4 kV to the dc loads with the input voltages (800 V) is studied. The parameters of the simulation model are listed in Table II . When the proposed converter operates at a steady state, simulation results are shown in Fig. 9 , which includes voltages V in , V ab , V c3 , V out and currents i p , i o .
In Fig. 9 , it can be observed that the five-level voltages are produced on the primary side of the transformer by the proposed modulation strategy, which effectively reduces the voltage change rate dv/ dt, and the voltage of the flying capacitor V c3 can be controlled at 1 kV constantly by utilizing the proposed capacitor voltage control strategy. Through comparing the results between without S 9 and with S 9 , as exhibited in Fig. 10 , it can be observed that the high voltage leaps caused by the dead time effect are effectively eliminated after utilizing the proposed elimination method.
According to the circuit parameters and simulation results of the simulation model, the efficiency by theoretical calculation [44] 
B. Experimental Verification
In order to verify the performances of the proposed converter and voltage control strategy, a 1 kW laboratory prototype is built and tested. A simple PI controller is applied in the prototype to control the output voltage. The parameters of the experimental setup are listed in Table III .
The performances of the proposed converter operating at 250 W are shown in Figs. 12-14 , in which (a) is with D 2 = 0.35, and (b) is with D 2 = 0.3. Fig. 12(a) and (b) shows V ab , V c3 , i Lo , and i p . It can be seen that the five-level voltages are produced on the primary-side voltage of transformer V ab , which can effectively reduce the voltage change rate dv/ dt, and the voltage of the flying capacitor V c3 is controlled constantly at about 60 V by the proposed capacitor voltage control strategy. The voltages of C 1 and C 2 are about 120 V which is half of input voltage, as shown in Fig. 13(a) and (b) . In Fig. 14(a) and (b) , V out , i o , and V ds S9 are exhibited. V ds S9 is the drain-source voltage of S 9 . It can be seen that the voltage stress of S 9 is only about 60 V, which is a quarter of the input voltage, and V out is controlled at 100 V constantly.
Figs. 15-17 show the performances of the proposed converter operating at 500 W, in which (a) is with D = 0.35 and (b) is with D 2 = 0.3. V ab , V c3 , i Lo , and i p are shown in Fig. 15(a) and (b). It is can be seen that V ab has five-level voltages and V c3 is also kept at about 60 V. Fig. 16(a) and (b) shows the votlage of C 1 and C 2 , which are about 120 V. In Fig. 17(a) and (b) , V out , i o , and V ds S9 are shown and S 9 only sustains about 60 V which is a quarter of the input voltage.
Based on the above experimental results, it can be observed that five-level voltages are generated on the transformer, which can reduce the voltage change rate dv/dt, voltage stress, and harmonics on the transformer. Such advantages can not only improve the reliability of the transformer but also improve the reliability of the converter by reducing the EMI.
The comparison results between with S 9 and without S 9 are shown in Fig. 18 . The voltage leaps of V ab between every two adjacent half cycles caused by the dead time are effectively eliminated by utilizing the proposed elimination method.
Figs. 19 and 20 show the dynamic performances of the proposed converter. In Fig. 19(a) , the output voltage reference V ref Vo changes from 100 to 80 V and finally gets back to 100 V. The details about zones 1 and 2 in Fig. 19(a) are shown in Fig. 19(b) and (c), respectively. Fig. 20 exhibits the performance under the load changes, in which the load changs from 40 to 20 Ω and finally sets back to 40 Ω. In summary, the voltage of the flying capacitor V c3 is controlled constantly without significant changes under the dynamic tests. Fig. 21 shows the efficiency curves of the proposed converter under the power variations, in which one is with D 2 = 0.35, and the other one is with D 2 = 0.3. The average deviation between the two efficiency curves is about 0.2%. Fig. 22 illustrates the distribution of the power losses in the experimental prototype when D 2 is 0.35 and the output power is 1 kW. It can be observed that the switching loss of the power swithes is small because the switching frequency is low (5 kHz) and the power switches can achieve zero-voltage switching or zero-current switching in the most operations; and the dominant part of the power losses is the conduction loss of the power switches since the voltage conversion ratio between the input voltage and output voltage in the prototype is small, which means that the primary current is higher. In the full-scale converter like the simulation model, the voltage conversion ratio is high, so the efficiency will increase siginificantly arising from the decreasing conduction loss of the power switches.
VI. CONCLUSION
This paper has proposed a 5L-ANPC dc/dc converter with a corresponding modulation strategy for the applications in MVDC grids. Due to multilevel voltages generating, the proposed converter can effectively reduce the voltage change rate dv/ dt and the voltage stress on the transformer, thus reduce EMI and increase system reliability. An elimination method for the dead time effect is proposed by employing a switch in series with the flying capacitor, which can eliminate high-voltage leaps caused by the dead time effect. In addition, a capacitor voltage control strategy by alternatively utilizing the two operation modes of the proposed modulation strategy is proposed for balancing the voltage of the flying capacitor, which can ensure the generation of the desired multilevel voltage waveforms. Finally, a simulation model and a down-scale laboratory prototype of the proposed converter have been built. The simulation and experimental results are in line with the theoretical analysis, which validates the feasibility of the proposed converter and voltage control strategy. It is highly recommended that the bidirectional dc/dcconverter will be taken into consideration in the future studies, considering that more bidirectional power flows from new smart-grid elements (e.g., energy storage system and electric vehicles) emerge in dc grids.
APPENDIX
See Table II and III. 
